EventHelixinSoftware DesignRust bool vector to a string slice vectorUnderstand the assembly code for a Vec<bool> to Vec<& 'static str> transformation.Jul 28, 2022Jul 28, 2022
EventHelixinSoftware DesignMap Rust vector iteration to assemblyLearn how the compiler optimizes iteration for different vector lengthsJun 17, 2022Jun 17, 2022
EventHelixinSoftware DesignRust to assembly: Arrays, Tuples, Box, and Option handlingMap the Rust array, tuple, Box, and Option to assembly. See how the Rust compiler inlines functions.Jun 4, 2022Jun 4, 2022
EventHelixinSoftware DesignRust enum-match code generationUnderstand the generated assembly code for enum discriminated unionsMay 30, 2022May 30, 2022
EventHelixinSoftware DesignAssembly code generated from Rust for parameter passingUnderstand the assembly code generated for passing a parameter by value, reference, Box, Rc, and ArcMay 29, 2022May 29, 2022
EventHelixinSoftware DesignAuto-vectorize C and C++ codeAuto-vectorization of for loops results in significant performance improvementDec 31, 2021Dec 31, 2021
EventHelixin5G NR5G NR RLC Acknowledged ModeDeep dive into the 5G Radio Link Control in Acknowledged ModeOct 5, 20193Oct 5, 20193
EventHelixinSoftware Designlikely — unlikely directivesAssisting the compiler in optimizing if conditionsAug 24, 20192Aug 24, 20192
EventHelixinSoftware DesignC++ Lambda Under the HoodUnderstand the closure generated from a lambda expressionJun 29, 2019Jun 29, 2019
EventHelixin5G NRPolar codesDevelop an intuitive understanding of polar codesApr 22, 20193Apr 22, 20193